Welcome to our new site version. Your web page bookmarks may have changed, please search for pages by title to update them. Having problems ? Please try clearing your web browser cache and hard-reloading your web page first before contacting our webmaster.

Designing System on a Chip Products using Systems Engineering Tools

[document] Submitted on 26 August, 2019 - 11:45

Referring to Figure 3, Systems Engineering spans a very broad range of activities, from architectural assessment through verification. Systems engineering subsumes co-design and co-verification and pushes tools use into the arena of systems analysis (using such tools as MathLab) and architectural assessment early in the design process and enables major structural change and re-evaluation late in the design cycle - cache sizing, the effect of incorporating different operating systems and the decision to incorporate hardware or software implementations of special processors into a product or family
of products.

Tools which support hardware-software design need to simulate both hardware and software and to preserve timing accuracy of the simulated hardware, the software and the interactions across the hardware software interface. Co-verification is a term which encompasses many tools from the system level through to the circuit level. For detailed simulation the extraction of circuit characteristics is important in the determination of the maximum operating frequencies of processors and control systems. The speed and accuracy of the co-verification tools is limited by the models used for CPUs, which are the executors of software and form the bridge between the software world and the hardware world.

Metadata
Date published
UNKNOWN
Document type
technical white paper
Pages
6
Replaced/Superseded by document(s)
Cancelled by
Amended by
File MIME type Size (KB) Language Download
Paper-iscas99_paper199903081_1.pdf application/pdf   52.68 KB English DOWNLOAD!
File attachments
Defines standard
Visit also